Abstract-A single-pole double-throw transmit/receive (T/R) switch has been realized by using both conventional and asymmetric MOSFETs in a standard 0.18 CMOS technology. At 2.4 and 5.8 GHz, the asymmetric-transistor based T/R switch shows 2.7 dBm and 2.3 dBm improvements in measured 1 dB compression points ( s) than the conventional circuit of the same circuitry and layout, respectively. This switch also has good insertion losses of 0.62/0.7 and 0.94/1.2 dB for transmit-end/receive-end modes at 2.4 and 5.8 GHz, respectively.
designs, the solution for low breakdown voltage of the shunt transistor is either using multi-stacked topology [4] , [6] or increasing the transistor gate-length. Generally speaking, these methods are based on increasing the device area in exchange for higher voltage endurance, while the research that focuses on enhancing the transistor performances itself is still rare. Recently, a SPDT T/R switch was implemented in 0.25 LDMOS technology with a high breakdown voltage of 25 V [7] . One advantage of this design is that the LDMOS T/R switch can be implemented with conventional CMOS circuit blocks on the same silicon wafer. However, the fabrication cost of such hybrid process is still higher than using single CMOS technology of the same gate-pitch. Besides, the applicable level of the LDMOS T/R switch is relatively limited due to a high operation voltage of 15 V.
The asymmetric MOSFET that removes the drain-extension has a similar and a significantly higher than conventional MOSFETs [8] . More importantly, the fabrication of the asymmetric transistor can be achieved in a standard CMOS technology without any process modification. In this letter, a SPDT T/R switch using both conventional and asymmetric MOSFETs is implemented in a foundry 0.18-CMOS technology. Compare with the identical circuitry that only uses conventional devices, the improvements of 2.7 dBm and 2.3 dBm are measured at 2.4 and 5.8 GHz, respectively, indicating that the performance of the existing circuit topologies can be further promoted by proper incorporating the asymmetric devices into a T/R switch design. Fig. 1 shows the cross-section of the conventional and the asymmetric NMOSFETs in a triple-well CMOS process. The only difference between these two devices is that the drain-extension is removed in the asymmetric MOSFET. Fig. 2(a) compares the s of the conventional and the asymmetric transistors, where an off-state current density of is used for the drain-source breakdown criterion. The measured s of the conventional and the asymmetric transistors are 4 V and 6.9 V, respectively. The increased breakdown voltage of the asymmetric device is attributed to lacking of the drain-extension, resulting in wider surface-depletion region and decreased electric field at the drain-side. In the fabrication process, the mask for PMOSFETs can be used as the drain-side blocking mask of the asymmetric devices; therefore the additional mask or the customized process flow is unnecessary. MOSFET. Second, the asymmetric transistor exhibits the higher saturation voltage ( ) than conventional device. The first property implies that the asymmetric MOSFET is unsuitable to be used for the switching device on the main signal path due to the higher resistive loss. In the shunt arm design, however, the high and the smaller gate-to-drain overlapping capacitance ( ) of the asymmetric transistor are beneficial to insertion loss and power-handling capability, in particular to the high-power signal path from TX to ANT. While the T/R switch operates at the TX-mode, the shunt transistor at RX may temporarily be forced into the high-impedance saturation region due to the strong signal coupling from TX, therefore losing the function of improving the port-to-port isolation. Hence, the higher indicates that the asymmetric MOSFET is suitable for the shunt transistor at RX, since a transistor has high is difficult to enter the saturation region.
II. TRANSISTOR CHARACTERISTICS AND CIRCUIT DESIGN
Based on the above observations, we designed a SPDT T/R switch which used the hybrid of the conventional and the asymmetric transistors to demonstrate the improvement of powerhandling capability. This circuit was implemented in a triplewell 0.18-1P6M CMOS technology. The circuit schematic is shown in Fig. 3(a) , where transistors and are the main switching devices on the signal paths from ANT to RX and from TX to ANT, respectively. The shunt transistors, , are used to improve the isolation while the corresponding signal and are 10 resistors used to suppress the capacitive loss and to eliminate the parasitic diode current interior transistors [5] . The shunt arm at RX is a single asymmetric device ( ), while the shunt branch at TX adopts two stacked transistors to increase the breakdown voltage. This is because the transmitting path from TX to ANT typically is for large signal. To fairly compare the power-handling capability of using the conventional and the asymmetric shunt devices, in this circuit, the shunt arm at TX is designed as the two identical sub-branches. One is composed of the conventional devices ( and ), the other is using the asymmetric devices ( and ). Fig. 3(b) shows the layout image of the shunt branch at TX, where the two parallel sub-branches are fully symmetric; therefore, the variations caused by layout difference between the two conditions can be minimized in this design. While measuring the circuit performance of one sub-branch, the other sub-branch is cut by focused ion beam (FIB), and vice versa. Fig. 3(c) shows the micro-photograph of the proposed SPDT T/R switch. The whole chip size is 0.67 0.64 including the pad frames and the dummy patterns for satisfying density rules. The actual circuit area is only about 0.25 0.5 . Fig. 4 shows the measured isolations of the designed T/R switch. While operating at 2.4 GHz, the RX-mode isolation is 33 dB, and the TX-mode isolations of both conditions are better than 35 dB. At 5.8 GHz operation frequency, the RX-mode isolation is 23.7 dB, and the TX-mode isolations are better than 25 dB. The RX-mode return losses are and at 2.4 and 5.8 GHz, respectively. The TX-mode return loss of using the asymmetric and conventional shunt arms at 2.4 GHz are at and , respectively, while the TX-mode return losses at 5.8 GHz of these two shunt branches are and , respectively. Fig. 5 shows the measured insertion losses of the proposed T/R switch. The RX-mode exhibits insertion losses of 0.7 dB and 1.2 dB at 2.4 and 5.8 GHz, respectively. The TX-mode insertion losses of using the conventional shunt arm are 0.68 dB and 1.11 dB at 2.4 and 5.8 GHz, and the TX-mode insertion losses of using the asymmetric shunt arm are 0.62 and 0.94 dB at 2.4 and 5.8 GHz, respectively. The insertion loss difference between the two conditions gradually increases with increasing frequency, which can be attributed to the smaller of the asymmetric device, which reveals the advantage of the asymmetric device in high-frequency designs. Fig. 6 exhibits the measured TX-mode power-handling capability, where the asymmetric shunt branch provides 2.7 dBm and 2.3 dBm improvements than using the conventional shunt transistors at 2.4 and 5.8 GHz, respectively. Table I summarizes the reported CMOS T/R switches at the similar frequency bands. The proposed hybrid T/R switch achieves good balance between insertion loss and power-handling capability, based on a simple inductor-less SPDT architecture with a small size. These performances can mainly be attributed to the high and the small of the asymmetric shunt transistors.
III. MEASUREMENT RESULTS

IV. CONCLUSION
A SPDT T/R switch incorporating the conventional series switching devices and the asymmetric shunt transistors have been designed and implemented. The measurement results show 2.7 dBm and 2.3 dBm improvements in TX-mode at 2.4 and 5.8 GHz, respectively, while low TX-mode insertion losses of 0.62 and 0.94 dB are obtained at 2.4 and 5.8 GHz, respectively. These performances indicate that the asymmetric transistor is a potential solution for high-power circuit designs in a low cost CMOS technology.
